Changes between Version 27 and Version 28 of MMC


Ignore:
Timestamp:
02/27/2023 08:10:45 PM (15 months ago)
Author:
Tim Harvey
Comment:

removed Laguna info (EOL)

Legend:

Unmodified
Added
Removed
Modified
  • MMC

    v27 v28  
     17
     2
     3
     4
     5
    16[[PageOutline]]
    27
     
    1318|| ||
    1419|| Ventana  || GW52xx/GW53xx/GW54xx/GW5530 || 208MHz || - || SDHC/SDXC DS/HS/UHS-I^^^1^^^ bootable ||
    15 || ||
    16 || Laguna   || GW2388  || 50MHz || - || SD/SDHC DS/HS (not bootable) ||
    1720 1. Earlier Ventana GW52xx/GW53xx/GW54xx board revisions did not support UHS-I - see [#ventana ventana below]
    1821 2. Contact sales@gateworks.com for other eMMC size options
     
    317320[=#microsd]
    318321== microSD ==
    319 Gateworks supports microSD (aka uSD) cards on several boards in the Newport, Ventana, and Laguna product families. A microSD card operates at 3.3V (with 3.3V or 1.8V I/O if the board allows it) and uses 4bit I/O. On most Ventana and Newport boards a dual function microSD/SIM connector is used. See the following link for how to load SIM and micoSD cards into this connector. http://trac.gateworks.com/wiki/ventana/simsd
     322Gateworks supports microSD (aka uSD) cards on several boards in the Newport, and Ventana product families. A microSD card operates at 3.3V (with 3.3V or 1.8V I/O if the board allows it) and uses 4bit I/O. On most Ventana and Newport boards a dual function microSD/SIM connector is used. See the following link for how to load SIM and micoSD cards into this connector. http://trac.gateworks.com/wiki/ventana/simsd
    320323
    321324=== MicroSD / uSD Size Limit
     
    470473 * Gateworks downstream vendor kernel v3.14.x
    471474
    472 
    473 [=#laguna]
    474 == Laguna ==
    475 The Cavium cns3xxx SoC used on Laguna has an SD host controller that supports:
    476  * 50MHz clock
    477  * SD 2.0
    478  * MMC 4.2
    479 
    480 A 4-bit SDR microSD at 50MHz results in a max bus throughput of 25MB/sec (actual results are less as they depend on CPU performance)