Changes between Initial Version and Version 1 of catalina/PCIe


Ignore:
Timestamp:
04/27/2026 10:06:19 PM (3 days ago)
Author:
Tim Harvey
Comment:

initial page

Legend:

Unmodified
Added
Removed
Modified

  • catalina/PCIe

    v1 v1  
     1[[PageOutline]]
     2
     3Also see the Gateworks generic PCI wiki page: [wiki:PCI]
     4
     5= Catalina i.MX95 PCIe Support
     6The i.MX95 SoC has two PCIe Gen 3 single lane host controllers with a TLP size of 256B.
     7
     8For performance information see [https://trac.gateworks.com/wiki/PCI#PCIThroughput here]
     9
     10[=#perst]
     11= PCIe Reset
     12Reset signals are routed to FSA adapters supporting PCIe. The PERST# signal is a GPIO that is specified in the device-tree and automatically controlled by the driver.
     13
     14